Tile Vertex Instruction Set Architecture for Mk2 IPUs
The tile vertex instruction set architecture (ISA) document describes the subset of the IPU instruction set used by the Worker threads on the Mk2 IPUs.
There may be links in the document to unreleased information.
In the document, IPU2 is a codename for the Mk2 architecture used in the IPU-M2000 and Bow-2000 IPU-Machines.
For information on programming in assembly see the Poplar and PopLibs User Guide which describes the vector types and how to write vertices in assembly.
Trademarks & copyright
Graphcloud®, Graphcore®, Poplar® and PopVision® are registered trademarks of Graphcore Ltd.
Bow™, Bow-2000™, Bow Pod™, Colossus™, In-Processor-Memory™, IPU-Core™, IPU-Exchange™, IPU-Fabric™, IPU-Link™, IPU-M2000™, IPU-Machine™, IPU-POD™, IPU-Tile™, PopART™, PopDist™, PopLibs™, PopRun™, PopTorch™, Streaming Memory™ and Virtual-IPU™ are trademarks of Graphcore Ltd.
All other trademarks are the property of their respective owners.
Copyright © 2022 Graphcore Ltd. All rights reserved.